


CUSTOMER NO. 23932

PATENT APPLICATION  
Docket #50886-23USPX

EXPRESS MAIL Mailing Label No: <b>EV 227 870 332 US</b>	
Date of Deposit	02-16-04
Type or Print Name	MARGO BARBARASH
Signature	

### ROUTING OF DATA STREAMS

#### PRIORITY CLAIM

[1] The present application claims priority from European Patent Application No. 03251091.9 filed February 24, 2003, the disclosure of which is hereby incorporated by reference.

#### BACKGROUND OF THE INVENTION

##### Technical Field of the Invention

[2] The present invention relates to the routing of data streams, and in particular streams constituted by data packets.

##### Description of Related Art

[3] Networks today provide connectivity to a variety of devices such as servers, personal computers, memory storage systems, etc. Most networks provide a wide range of

applications and technologies to allow for a multitude of communications to one or more destinations.

[4] As is known in the art, illustrated by U.S. Patent No. 6,081,522, a network may employ a multi-layer network element to forward received packets from an input port to one or more output ports. The received packets may be scanned for different types of forwarding information, i.e., layer 2 information, layer 3 information, layer 4 information, etc. Based on the results of the scan, a determination is made as to the most appropriate combination of layer 2 or layer 3 forwarding decisions for the received packet. Once the forwarding decisions are made, the received packet is transmitted to the destination.

[5] U.S. Patent No. 5,905,725 relates to a network utilizing a router to switch a packet between a source and a destination. The router may include a plurality of ports connected to various sources and destinations. The ports connected to sources are termed input ports and each input port includes a data handler. The router also includes output ports and a memory divided into a plurality of memory banks. The data handler divides each packet into one or more fixed length cells. The fixed length cells are transmitted to an input switch that writes a single cell into a cell slot time span to each memory bank. The input switch reads a key from the packet and, based on a destination indicated by a key, an output port associated with the destination is determined. An output switch is alerted to the determination and transfers the determination to the appropriate output port. The output port initiates transfer of the packet from the memory and the output switch.

## SUMMARY OF THE INVENTION

[6] A transport stream multiplexer (TSMUX) has been implemented which can route a data stream received as an input to any one of a number of outputs. An aspect of the present invention expands the capabilities of the multiplexer so that a number of input streams can be merged and can be directed to one or more of a plurality of output destinations.

[7] According to one aspect of the present invention there is provided a stream routing unit for routing each of a plurality of input packet streams to any of a plurality of destinations. The stream routing unit includes a plurality of input ports for receiving respective input streams, a plurality of output ports associated with respective destinations to which the input packet streams can be routed, and storage means for holding packets of the input packet streams at addressable locations each identifiable by an address. The stream routing unit also includes an assignment data structure identifying for each input stream at least one destination to which each input packet stream is to be routed. The stream routing unit further includes a packet allocation data structure holding for each new incoming packet a source identifier identifying the origin of the packet and the address in the storage means where the packet is held. The packet allocation data structure also holds information identifying the intended destination of the packet derived from the assignment data structure.

[8] Another aspect of the invention provides a method of routing packet streams from a plurality of sources to any of a plurality of destinations. The method includes receiving the packet streams, identifying for each input packet stream at least one destination to which each input packet stream is to be routed using an assignment data structure, holding each packet of the packet stream at an addressable location identifiable by an address in a storage means, and

holding for each new incoming packet a source identifier identifying the origin of the packet and the address in the storage means where the packet is held. The method also includes holding information identifying the intended destination of the packet derived from the assignment data structure, and using the information identifying the intended destination to route the packet from the storage means to at least one output port associated with the respective identified destination(s).

[9] A further aspect of the invention provides a communications system which utilizes a stream routing unit as hereinabove defined together with a plurality of sources for the input packet streams and destinations for receiving output streams.

[10] As described below, the preferred embodiment of the invention provides an intellectual property (block of logic) known as TSmerger which merges multiple lower bit rate transport streams to a single higher bit rate transport stream for processing by a single programmable transport interface (PTI). For example, nine input streams can be merged into three output streams, with each input stream being able to be routed to any output stream, or to multiple destinations.

[11] In the described embodiment, the TSmerger IP is implemented by storing packets of incoming streams in a single SRAM in a stream merger unit, which effectively behaves as a series of first-in first-out buffers (FIFOs).

## BRIEF DESCRIPTION OF THE DRAWINGS

[12] A more complete understanding of the method and apparatus of the present invention may be acquired by reference to the following Detailed Description when taken in conjunction with the accompanying Drawings wherein:

[13] FIGURE 1 is a schematic diagram of a communications system incorporating a stream routing unit;

[14] FIGURE 2 illustrates a source to destination matrix;

[15] FIGURE 3 illustrates a packet allocation table;

[16] FIGURES 4A to 4D illustrate the assignment of destination pointers associated with the packet allocation table; and

[17] FIGURES 5A to 5D illustrate the effect on the packet allocation table of adding packets into and removing packets from the memory.

## DETAILED DESCRIPTION OF THE DRAWINGS

[18] FIGURE 1 is a schematic diagram of a stream routing unit referred to herein as a TSmerger unit. The TSmerger unit is denoted generally by reference numeral 2 and has a plurality of input ports TSin1 ... TSin4 for receiving respectively each of a plurality of low bit rate input packet streams LBR1 ... LBR4. It will be appreciated that in practice any number of input streams may be present, four being illustrated by way of example only. Each input stream LBR1 ... LBR4 is derived from a respective source SRC1 ... SRC4. The TSmerger unit 2 similarly has a plurality of output ports TSout0 ... TSout3, three of which are illustrated by way of example. These output ports are for the output of high bit rate output streams labeled HBR0

... HBR2. Each output stream is supplied to a respective destination dest0, dest1, dest2 respectively. These destinations can take any suitable form, for example they can be programmable transport interfaces (PTI) which process the stream data, or they could be audio or video systems or anything capable of handling a data stream.

[19] The TSmerger unit 2 itself is capable of merging the lower bit rate transport streams to individual higher bit rate streams for processing by respective single PTIs. Each input stream can be routed to any output stream, and each input stream may be distributed to multiple output streams and thereby to multiple destinations.

[20] The TSmerger unit 2 illustrated in FIGURE 1 includes a memory (SRAM) 3 for holding packets of the input streams, a packet allocation table 4 (PAT), a source to destination matrix 6 and a processing means 8 which implements an algorithm to control removal of packets from the SRAM 3.

[21] The processing means 8 controls the removal of packets from the SRAM 3 to the destinations dest0, dest1, dest2 in such a way as to maintain maximum bandwidth, while allowing any source stream to go to any destination. Packets from multiple sources are merged without breaking individual packets (i.e. streams are merged at the packet level and not at the byte level) and packets from a single stream are read from the SRAM in the correct order, that is in the order in which they arrived.

[22] To maintain maximum bandwidth, in the preferred embodiment each packet is only read from the SRAM 3 once, so that if a packet from a particular input port is destined for more than one destination, the packet is only output from the SRAM 3 when the ports for both of those destinations are free.

[23] The source to destination matrix 6 is a data structure illustrated in FIGURE 2. This matrix 6 maps sources to destinations and can be changed on the fly. The source numbers are indicated on the left hand side of the rows of the matrix 6, and the destinations are illustrated at the top of the columns of the matrix 6. A “1” in each square of the matrix indicates that a particular source is to be mapped to a particular destination. A “0” indicates that that source stream must not be mapped to that particular destination. As is clear from the matrix 6 in FIGURE 2, some source streams (i.e., source 2 and source 4) may be mapped to more than one destination. Although sources 2 and 4 are shown as mapping to more than one destination, any of the sources may map to one or a plurality of destinations.

[24] FIGURE 3 illustrates the packet allocation table 4 which takes the form of a second data structure. This data structure takes the form of an array including a plurality of slots SLOT1, SLOT2, etc, each slot including a source identifier (src\_id) of a particular packet in association with the address (addr) which is the start address of that packet in the SRAM 3. The source identifier is inserted into the packet header of each packet at the respective input port of the TSmerger unit 2 at which the packet is received. The source identifier insertion circuitry is labeled 7 in FIGURE 1. The packet allocation table 4 includes a write pointer wr\_pointer and three destination pointers, dest0, dest1, dest2 each associated with a particular destination as illustrated in Figure 1. The pointers are implemented in any suitable known way. In Figure 3 the write pointer is shown pointing to the next available empty slot (SLOT5) in the packet allocation table 4. The destination pointers dest0, dest1, dest2 are shown pointing to the two top full slots of the array (SLOTS 3, 4) illustrating the temporary assignment of those pointers when those slots of the array were just filled as will be described in more detail later.

[25] FIGURES 4A to 4D illustrate how the algorithm assigns destination pointers. FIGURE 4A illustrates the state of the pointers as in FIGURE 3, that is with the dest0 and dest2 pointers directed at SLOT3 holding the packet from source 2 and dest1 pointer directed at SLOT4 holding the most recently loaded packet from source 1. This is the status when an incoming packet is newly loaded into the SRAM 3.

[26] The next temporary assignment of destination pointers is illustrated in FIGURE 4B. The source identifier in the next slot down of the array, SLOT2, is read which identifies source 4 SRC4. From the source to destination matrix 6 it is determined that packets from this source are destined for destinations 1 and 2 and therefore the destination pointers dest1, dest2 are realigned to this slot. The destination pointer dest0 is reassigned to null. The source to destination matrix 6 acts as an assignment data structure for identifying the destinations to which the input packet streams are routed.

[27] The next assignment of destination pointers is shown in FIGURE 4C. This represents the first part of the final assignment, because the assignment algorithm has reached the end most slot, SLOT1, of the array. This slot holds the packet from source 1 which is destined for destination 1 and therefore the dest1 pointer is assigned to this slot. The dest0 and dest2 pointers are assigned to null.

[28] FIGURE 4D illustrates the next pass in the final assignment. The source identifier in SLOT2 of the array identifies SRC4 as the source which is destined for destinations 1 and 2. There is no point assigning the destination pointer dest2 to this packet because the destination pointer dest1 has already been assigned to the packet which is identified in the SLOT1 of the array and, for bandwidth reasons, the packet should be removed to both



destination ports simultaneously. Therefore, no destination pointers are assigned to this slot. In the next slot is a packet from source 2 which is destined for destinations 0 and 2, and so these destination pointers are set for that slot.

[29] After the assignment of destination pointers has been completed, the algorithm controls the SRAM 3 to output the identified packets according to the status of the destination pointers in the packet allocation table.

[30] FIGURES 5A to 5D illustrate the effect of moving and adding packets into the SRAM 3. FIGURE 5A shows the status of the packet allocation table 4 in FIGURE 4D, that is with four slots full, representing four packets in the SRAM 3 and the destination pointers having been finally assigned. FIGURE 5B shows the effect of adding an additional packet to the SRAM 3. This packet has come in from source 3 and data identifying the packet is added into the vacant slot, SLOT5, of the packet allocation table pointed to by the write pointer `wr_pointer`. The write pointer is incremented to point to the next vacant slot, SLOT6. The destination pointers remain in place.

[31] FIGURE 5C shows the state of the packet allocation table when the packet identified in the first slot of the table has been completely transmitted from the SRAM 3 out of its allocated destination port `dest1`. Note that the write pointer `wr_pointer` has been decremented to point to the next available slot, SLOT4, and that the assignment of the destination pointer `dest1` has been allocated back to null. The next packet to be transmitted from the SRAM 3 is that identified by the data in SLOT2 and this packet is transmitted out of the destination ports `dest0` and `dest2` as identified by the destination pointers.

[32] FIGURE 5D shows the effect of removing this packet, i.e. the one identified by the data in SLOT3 in FIGURE 5A, from the SRAM 3, before the one identified by the data in SLOT1. In this case the data defining the subsequent packet moves up one slot in the array and the destination pointers dest0 and dest2 are reassigned to null.

[33] It will be appreciated that whether or not packets are removed from the SRAM depends on the capability of destinations to receive them. When destinations are capable of accepting data, they return a signal to the TSmerger unit 2 indicating that they can accept data and then a packet is transmitted. The speed at which packets are removed from the SRAM may also depend on the length of the packets. Generally, each packet stream will contain packets of a common length, although the packet length can differ between different packet streams.

[34] Although preferred embodiments of the method and apparatus of the present invention have been illustrated in the accompanying Drawings and described in the foregoing Detailed Description, it will be understood that the invention is not limited to the embodiments disclosed, but is capable of numerous rearrangements, modifications and substitutions without departing from the spirit of the invention as set forth and defined by the following claims.